Constrained Random Verification with VHDL