Lecture 3: Writing VHDL Code for Synthesis